1779529

JEDEC JEP159

PROCEDURE FOR THE EVQLUQTION OF LOW-k/METAL INTER/INTRA-LEVEL DIELECTRIC INTEGRITY

standard by JEDEC Solid State Technology Association , 08/01/2010

This document has been replaced. View the most recent version.

View all product details

Historical

Track It

Language:
    • Available Formats
    • Options
    • Availability
    • Priced From ( in USD )
    • Printed Edition
    • Ships in 1-2 business days
    • $62.00
    • Add to Cart
    • Printed Edition + PDF
    • Immediate download
    • $84.00
    • Add to Cart

Customers Who Bought This Also Bought

 

About This Item

 

Full Description

This document is intended for use in the semiconductor IC manufacturing industry and provides reliability characterization techniques for low-k inter/intra level dielectrics (ILD) for the evaluation and control of ILD processes. It describes procedures developed for estimating the general integrity of back-end-of-line (BEOL) ILD. Two basic test procedures are described, the Voltage-Ramp Dielectric Breakdown (VRDB) test, and the Constant Voltage Time-Dependent Dielectric Breakdown stress (CVS). Each test is designed for different reliability and process evaluation purposes. This document also describes robust techniques to detect breakdown and TDDB data analysis.
 

Product Details

Published:
08/01/2010
Number of Pages:
24
File Size:
1 file , 86 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus
 

Document History

  1. JEDEC JEP159A


    PROCEDURE FOR THE EVQLUQTION OF LOW-k/METAL INTER/INTRA-LEVEL DIELECTRIC INTEGRITY

    • Most Recent

  2. JEDEC JEP159

    👀 currently
    viewing


    PROCEDURE FOR THE EVQLUQTION OF LOW-k/METAL INTER/INTRA-LEVEL DIELECTRIC INTEGRITY

    • Historical Version