1775446

JEDEC JESD 82-23

DEFINITION OF the SSTUA32S869 AND SSTUA32D869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

standard by JEDEC Solid State Technology Association , 05/01/2007

View all product details

Most Recent

Track It

Language:
    • Available Formats
    • Options
    • Availability
    • Priced From ( in USD )
    • Printed Edition
    • Ships in 1-2 business days
    • $74.00
    • Add to Cart
    • Printed Edition + PDF
    • Immediate download
    • $100.00
    • Add to Cart

Customers Who Bought This Also Bought

 

About This Item

 

Full Description

This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTUA32S869 and SSTUA32D869 registered buffer with parity for driving heavy load on high-density DDR2 RDIMM applications. A typical application would be a 36 SDRAM planar DIMM. The SSTUA32S869 and SSTUA32D869 are identical in functionality to the SSTU32S869 and SSTU32D869 devices respectively but specify tighter timing characteristics and a higher application frequency of up to 410MHz.
 

Product Details

Published:
05/01/2007
Number of Pages:
31
File Size:
1 file , 610 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus