Language:
    • Available Formats
    • Options
    • Availability
    • Priced From ( in USD )
    • Printed Edition
    • Ships in 1-2 business days
    • $53.00
    • Add to Cart
    • Printed Edition + PDF
    • Immediate download
    • $72.00
    • Add to Cart

Customers Who Bought This Also Bought

 

About This Item

 

Full Description

This standard is intended for use by SoC, ASIC, ASSP, and FPGA developers or vendors interested in incorporating a signaling protocol for hardware resetting the Serial Flash device. In is also intended for use by peripheral developers or vendors interested in providing Serial Flash devices compliant with the standard. This standard defines a signaling protocol that allows the host to reset the slaved Serial Flash device without a dedicated hardware reset pin. Item 1775.06.
 

Document History

  1. JEDEC JESD252.01

    👀currently
    viewing


    Serial Flash Reset Signaling Protocol

    • Most Recent
  2. JEDEC JESD252


    SERIAL FLASH RESET SIGNALING PROTOCOL

    • Historical Version