1775347

JEDEC JESD 36

STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES

standard by JEDEC Solid State Technology Association , 06/01/1996

View all product details

Most Recent

Track It

Language:
    • Available Formats
    • Options
    • Availability
    • Priced From ( in USD )
    • Printed Edition
    • Ships in 1-2 business days
    • $56.00
    • Add to Cart
    • Printed Edition + PDF
    • Immediate download
    • $76.00
    • Add to Cart

Customers Who Bought This Also Bought

 

About This Item

 

Full Description

This standard outlines the standard dc specifications, test conditions, and test loading for logic products that are designed to tolerate input and output voltages which exceed the device's power supply. More specifically this standardizes 5 V - tolerant logic prducts that run from 'low voltage' (2.7 V to 3.6 V) power supplies. Products that meet this standard can be used to effectively interface between LVCMOS/LVTTL and 5 V TTL buses, bridging the gap between low-voltage and 5 V TTL busses.
 

Product Details

Published:
06/01/1996
Number of Pages:
15
File Size:
1 file , 43 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus