1772388

JEDEC JESD 24

POWER MOSFETS

standard by JEDEC Solid State Technology Association , 07/01/1985

📝 Amendments Available

View all product details

Most Recent

Track It

Language:
    • Available Formats
    • Options
    • Availability
    • Priced From ( in USD )
    • Printed Edition
    • Ships in 1-2 business days
    • $91.00
    • Add to Cart
    • Printed Edition + PDF
    • Immediate download
    • $123.00
    • Add to Cart

Customers Who Bought This Also Bought

 

About This Item

 

Full Description

This standard contains a listing of terms and definitions and letter symbols; a description of established procedures that are followed in the assignment of semiconductor-industry-type designations to power transistors; electrical verification test; thermal characteristics; and a user's guide.
 

Product Details

Published:
07/01/1985
Number of Pages:
55
File Size:
1 file , 1.7 MB
Note:
This product is unavailable in Russia, Ukraine, Belarus
 

Amendments, rulings, supplements, and errata

  1. JEDEC JESD 24-9 (R2002)


    ADDENDUM No. 9 to JESD24 - SHORT CIRCUIT WITHSTAND TIME TEST METHOD

  2. JEDEC JESD 24-8 (R2002)


    ADDENDUM No. 8 to JESD24 - METHOD FOR REPETITIVE INDUCTIVE LOAD AVALANCHE SWITCHING

  3. JEDEC JESD 24-7 (R2002)


    ADDENDUM No. 7 to JESD24 - COMMUTATING DIODE SAFE OPERATING AREA TEST PROCEDURE FOR MEASURING dv/dt DURING REVERSE RECOVERY OF POWER TRANSISTORS

  4. JEDEC JESD 24-6 (R2002)


    ADDENDUM No. 6 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR INSULATED GATE BIPOLAR TRANSISTORS

  5. JEDEC JESD 24-5 (R2002)


    ADDENDUM No. 5 to JESD24 - SINGLE PULSE UNCLAMPED INDUCTIVE SWITCHING (UIS) AVALANCHE TEST METHOD

  6. JEDEC JESD 24-4 (R2002)


    ADDENDUM No. 4 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR BIPOLAR TRANSISTORS (DELTA BASE-EMITTER VOLTAGE METHOD)

  7. JEDEC JESD 24-3


    ADDENDUM No. 3 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR VERTICAL POWER MOSFETS (DELTA SOURCE-DRAIN VOLTAGE METHOD)

  8. JEDEC JESD 24-2 (R2002)


    ADDENDUM No. 2 to JESD24 - GATE CHARGE TEST METHOD

  9. JEDEC JESD24-12


    THERMAL IMPEDANCE MEASUREMENT FOR INSULATED GATE BIPOLAR TRANSISTORS - (Delta VCE(on) Method)

  10. JEDEC JESD 24-11 (R2002)


    ADDENDUM No. 11 to JESD24 - POWER MOSFET EQUIVALENT SERIES GATE RESISTANCE TEST METHOD

  11. JEDEC JESD 24-10 (R2002)


    ADDENDUM No. 10 to JESD24 - TEST METHOD FOR MEASUREMENT OF REVERSE RECOVERY TIME trr FOR POWER MOSFET DRAIN-SOURCE DIODES

  12. JEDEC JESD 24-1 (R2002)


    ADDENDUM No. 1 to JESD24 - METHOD FOR MEASUREMENT OF POWER DEVICE TURN-OFF SWITCHING LOSS