Language:
-
- Available Formats
- Options
- Availability
- Priced From ( in USD )
-
- Immediate download
- $513.00
- Add to Cart
Customers Who Bought This Also Bought
-
IEEE 1505-2010
Priced From $144.00 -
IEEE/IEC 61691-5-2004
Priced From $386.00 -
IEEE 1364-2005
Priced From $184.00 -
IEEE 1076.1.1-2011
Priced From $82.00
About This Item
Full Description
- Inactive-Withdrawn.
The Verilog(R) Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.