IEEE 1076.1-1999
IEEE Standard VHDL Analog and Mixed-Signal Extensions
standard by IEEE, 12/23/1999
This document has been replaced. View the most recent version.
Historical
Language:
-
- Available Formats
- Options
- Availability
- Priced From ( in USD )
-
- Immediate download
- $187.00
- Add to Cart
Customers Who Bought This Also Bought
-
IEEE 1076-2002
Priced From $378.00 -
IEEE 1076.2-1996
Priced From $146.00 -
IEEE 1647-2019
Priced From $343.00 -
IEEE 1786-2022
Priced From $60.00
About This Item
Full Description
Scope
The IEEE 1076 language has been primarily designed for the description and the simulation of digital hardware systems. As such, it provides only limited capabilities when used in analog modeling. VHDL 1076.1 aims to enhance VHDL 1076 such that it can support the description and simulation of circuits and systems that exhibit continuous behavior over time and over amplitude.
Purpose
To provide a comprehensive mixed-signal description and simulation capabilities as an extension to the IEEE VHDL 1076 language.
Abstract
New IEEE Standard - Superseded.
This standard defines the IEEE 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on IEEE Std 1076-1993 (VHDL) and extends it with additions and changes to provide capabilities of writing and simulating analog and mixed-signal models.
