1762631

JEDEC JESD28-A

A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS

standard by JEDEC Solid State Technology Association , 12/01/2001

View all product details

Most Recent

Track It

Language:
    • Available Formats
    • Options
    • Availability
    • Priced From ( in USD )
    • Printed Edition
    • Ships in 1-2 business days
    • $59.00
    • Add to Cart
    • Printed Edition + PDF
    • Immediate download
    • $80.00
    • Add to Cart

Customers Who Bought This Also Bought

 

About This Item

 

Full Description

This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of measurements so that valid comparisons can be made between different technologies, IC processes, and process variations in a simple, consistent and controlled way. The measurements specified should be viewed as a starting point in the characterization and benchmarking of the transistor manufacturing process.
 

Product Details

Published:
12/01/2001
Number of Pages:
18
File Size:
1 file , 60 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus